View ICS83023AMIT_1227128.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

dual, 1-to-1 differential-to- lvcmos translator/buffer 83023ami www.icst.com/products/hiperclocks.html rev. b january 18, 2006 1 integrated circuit systems, inc. ics83023i d ual , 1- to -1 d ifferential - to -lvcmos t ranslator /b uffer g eneral d escription the ics83023i is a dual, 1-to-1 differential-to- lvcmos translator/fanout buffer and a mem- ber of the hiperclocks? family of high perfor- mance clock solutions from ics. the differen- tial inputs can accept most differential signal types (lvds, lvhstl, lvpecl, sstl, and hcsl) and translate into two single-ended lvcmos outputs. the small 8-lead soic footprint makes this device ideal for use in ap- plications with limited board space. features ? two lvcmos / lvttl outputs ? two differential clkx, nclkx input pairs ? clk, nclk pairs can accept the following differential input levels: lvds, lvpecl, lvhstl, sstl, hcsl ? maximum output frequency: 350mhz (typical) ? output skew: 60ps (maximum) ? part-to-part skew: 500ps (maximum) ? additive phase jitter, rms: 0.14ps (typical) ? small 8 lead soic package saves board space ? 3.3v operating supply ? -40c to 85c ambient operating temperature ? available in both standard and lead-free rohs-compliant packages b lock d iagram p in a ssignment ics83023i 8-lead soic 3.8mm x 4.8mm x 1.47mm package body m package top view clk0 nclk0 nclk1 clk1 1 2 3 4 hiperclocks? ic s v dd q0 q1 gnd 8 7 6 5 q0 clk0 nclk0 q1 clk1 nclk1 data sheet ics83023i idt? / ics? dual, 1-to-1 differential-to-lvcmos translator/buffer ics83023i 1
83023ami www.icst.com/products/hiperclocks.html rev. b january 18, 2006 2 integrated circuit systems, inc. ics83023i d ual , 1- to -1 d ifferential - to -lvcmos t ranslator /b uffer t able 1. p in d escriptions t able 2. p in c haracteristics r e b m u ne m a ne p y tn o i t p i r c s e d 10 k l ct u p n in w o d l l u p. t u p n i k c o l c l a i t n e r e f f i d g n i t r e v n i - n o n 20 k l c nt u p n ip u l l u p. t u p n i k c o l c l a i t n e r e f f i d g n i t r e v n i 31 k l c nt u p n ip u l l u p. t u p n i k c o l c l a i t n e r e f f i d g n i t r e v n i 41 k l ct u p n in w o d l l u p. t u p n i k c o l c l a i t n e r e f f i d g n i t r e v n i - n o n 5d n gr e w o p. d n u o r g y l p p u s r e w o p 61 qt u p t u o . s l e v e l e c a f r e t n i l t t v l / s o m c v l . t u p t u o k c o l c e l g n i s 70 qt u p t u o . s l e v e l e c a f r e t n i l t t v l / s o m c v l . t u p t u o k c o l c e l g n i s 8v d d r e w o p. n i p y l p p u s e v i t i s o p : e t o n p u l l u p d n a n w o d l l u p . s e u l a v l a c i p y t r o f , s c i t s i r e t c a r a h c n i p , 2 e l b a t e e s . s r o t s i s e r t u p n i l a n r e t n i o t r e f e r l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u c n i e c n a t i c a p a c t u p n i 4f p c d p e c n a t i c a p a c n o i t a p i s s i d r e w o p ) t u p t u o r e p ( v d d v 6 . 3 =3 2f p r p u l l u p r o t s i s e r p u l l u p t u p n i 1 5k r n w o d l l u p r o t s i s e r n w o d l l u p t u p n i 1 5k r t u o e c n a d e p m i t u p t u o 7 ics83023i dual, 1-to-1 differential-to-lvcmos translator/buffer tsd idt? / ics? dual, 1-to-1 differential-to-lvcmos translator/buffer ics83023i 2
83023ami www.icst.com/products/hiperclocks.html rev. b january 18, 2006 3 integrated circuit systems, inc. ics83023i d ual , 1- to -1 d ifferential - to -lvcmos t ranslator /b uffer t able 3a. p ower s upply dc c haracteristics , v dd = 3.3v0.3v, t a = -40c to 85c l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u v d d e g a t l o v y l p p u s e v i t i s o p0 . 33 . 36 . 3v i d d t n e r r u c y l p p u s e v i t i s o p 0 2a m t able 3b. lvcmos / lvttl dc c haracteristics , v dd = 3.3v0.3v, t a = -40c to 85c l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u v h o 1 e t o n ; e g a t l o v h g i h t u p t u o6 . 2v v l o 1 e t o n ; e g a t l o v w o l t u p t u o 5 . 0v 0 5 h t i w d e t a n i m r e t s t u p t u o : 1 e t o n v o t d d . t i u c r i c t s e t d a o l t u p t u o v 3 . 3 , n o i t c e s t n e m e r u s a e m r e t e m a r a p e e s . 2 / t able 3c. d ifferential dc c haracteristics , v dd = 3.3v0.3v, t a = -40c to 85c l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u i h i t n e r r u c h g i h t u p n i 1 k l c n , 0 k l c nv n i v = d d v 6 . 3 =5a 1 k l c , 0 k l cv n i v = d d v 6 . 3 =0 5 1a i l i t n e r r u c w o l t u p n i 1 k l c n , 0 k l c nv n i v , v 0 = d d v 6 . 3 =0 5 1 -a 1 k l c , 0 k l cv n i v , v 0 = d d v 6 . 3 =5 -a v p p e g a t l o v t u p n i k a e p - o t - k a e p 5 1 . 03 . 1v v r m c ; e g a t l o v t u p n i e d o m n o m m o c 2 , 1 e t o n 5 . 0 + d n gv d d 5 8 . 0 -v s n o i t a c i l p p a d e d n e - e l g n i s r o f : 1 e t o n , v s i x k l c n , x k l c r o f e g a t l o v t u p n i m u m i x a m e h t d d . v 3 . 0 + s i e g a t l o v e d o m n o m m o c : 2 e t o nv s a d e n i f e d h i . a bsolute m aximum r atings supply voltage, v dd 4.6v inputs, v i -0.5v to v dd + 0.5 v outputs, v o -0.5v to v dd + 0.5v package thermal impedance, ja 112.7c/w (0 lfpm) storage temperature, t stg -65c to 150c note: stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. these ratings are stress specifications only. func- tional operation of product at these conditions or any condi- tions beyond those listed in the dc characteristics or ac characteristics is not implied. exposure to absolute maxi- mum rating conditions for extended periods may affect prod- uct reliability. ics83023i dual, 1-to-1 differential-to-lvcmos translator/buffer tsd idt? / ics? dual, 1-to-1 differential-to-lvcmos translator/buffer ics83023i 3
83023ami www.icst.com/products/hiperclocks.html rev. b january 18, 2006 4 integrated circuit systems, inc. ics83023i d ual , 1- to -1 d ifferential - to -lvcmos t ranslator /b uffer t able 4. ac c haracteristics , v dd = 3.3v0.3v, t a = -40c to 85c l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u f x a m y c n e u q e r f t u p t u o m u m i x a m 0 5 3z h m t d p 1 e t o n ; y a l e d n o i t a g a p o r p 8 . 11 . 24 . 2s n t ) o ( k s4 , 2 e t o n ; w e k s t u p t u o 0 6s p t ) p p ( k s4 , 3 e t o n ; w e k s t r a p - o t - t r a p 0 0 5s p t t i j ; s m r , r e t t i j e s a h p e v i t i d d a r e f f u b n o i t c e s r e t t i j e s a h p e v i t i d d a o t r e f e r e g n a r n o i t a r g e t n i , z h m 0 0 1 ) z h m 0 1 - z h k 7 3 6 ( 4 1 . 0s p t r e m i t e s i r t u p t u ov 2 o t v 8 . 00 0 10 5 20 0 4s p t f e m i t l l a f t u p t u ov 2 o t v 8 . 00 0 10 5 20 0 4s p c d oe l c y c y t u d t u p t u o f z h m 6 6 15 40 55 5% z h m 6 6 1 > f3 40 57 5% f t a d e r u s a e m s r e t e m a r a p l l a x a m . n o i t a m r o f n i t n e m e r u s a e m r e t e m a r a p e e s . e s i w r e h t o d e t o n s s e l n u v o t t n i o p g n i s s o r c t u p n i l a i t n e r e f f i d e h t m o r f d e r u s a e m : 1 e t o n d d . t u p t u o e h t f o 2 / . s n o i t i d n o c d a o l l a u q e h t i w d n a e g a t l o v y l p p u s e m a s e h t t a s t u p t u o n e e w t e b w e k s s a d e n i f e d : 2 e t o n v t a d e r u s a e m d d . d e n g i l a e s a h p e r a s k c o l c t u p n i . 2 / s e g a t l o v y l p p u s e m a s e h t t a g n i t a r e p o s e c i v e d t n e r e f f i d n o s t u p t u o n e e w t e b w e k s s a d e n i f e d : 3 e t o n d e r u s a e m e r a s t u p t u o e h t , e c i v e d h c a e n o s t u p n i f o e p y t e m a s e h t g n i s u . s n o i t i d n o c d a o l l a u q e h t i w d n a v t a d d . 2 / . 5 6 d r a d n a t s c e d e j h t i w e c n a d r o c c a n i d e n i f e d s i r e t e m a r a p s i h t : 4 e t o n ics83023i dual, 1-to-1 differential-to-lvcmos translator/buffer tsd idt? / ics? dual, 1-to-1 differential-to-lvcmos translator/buffer ics83023i 4
83023ami www.icst.com/products/hiperclocks.html rev. b january 18, 2006 5 integrated circuit systems, inc. ics83023i d ual , 1- to -1 d ifferential - to -lvcmos t ranslator /b uffer a dditive p hase j itter additive phase jitter @ 100mhz (12khz to 20mhz) = 0.14ps typical 0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 -180 -190 1k 10k 100k 1m 10m 100m the spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the dbc phase noise. this value is normally expressed using a phase noise plot and is most often the specified plot in many applications. phase noise is defined as the ratio of the noise power present in a 1hz band at a specified offset from the fundamental frequency to the power value of the fundamental. this ratio is expressed in decibels (dbm) or a as with most timing specifications, phase noise measure- ments have issues. the primary issue relates to the limita- tions of the equipment. often the noise floor of the equipment is higher than the noise floor of the device. this is illustrated ratio of the power in the 1hz band to the power in the funda- mental. when the required offset is specified, the phase noise is called a dbc value, which simply means dbm at a specified offset from the fundamental. by investigating jitter in the fre- quency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. it is mathematically possible to calculate an expected bit error rate given a phase noise plot. above. the device meets the noise floor of what is shown, but can actually be lower. the phase noise is dependant on the input source and measurement equipment. o ffset f rom c arrier f requency (h z ) ssb p hase n oise dbc/h z ics83023i dual, 1-to-1 differential-to-lvcmos translator/buffer tsd idt? / ics? dual, 1-to-1 differential-to-lvcmos translator/buffer ics83023i 5
83023ami www.icst.com/products/hiperclocks.html rev. b january 18, 2006 6 integrated circuit systems, inc. ics83023i d ual , 1- to -1 d ifferential - to -lvcmos t ranslator /b uffer p arameter m easurement i nformation o utput r ise /f all t ime p ropagation d elay clock outputs 0.8v 2v 2v 0.8v t r t f o utput s kew p art - to -p art s kew 3.3v o utput l oad ac t est c ircuit scope qx lvcmos v cmr cross points v pp gnd clk nclk v dd t sk(pp) v dd 2 v dd 2 qx qy part 1 part 2 nclk0, nclk1 clk0, clk1 q0, q1 t pd v dd 2 -1.65v 0.15v 1.65v 0.15v o utput d uty c ycle /p ulse w idth /p eriod t period t pw t period odc = v dd 2 x 100% t pw q0, q1 gnd d ifferential i nput l evel v dd t sk(o) v dd 2 v dd 2 qx qy ics83023i dual, 1-to-1 differential-to-lvcmos translator/buffer tsd idt? / ics? dual, 1-to-1 differential-to-lvcmos translator/buffer ics83023i 6
83023ami www.icst.com/products/hiperclocks.html rev. b january 18, 2006 7 integrated circuit systems, inc. ics83023i d ual , 1- to -1 d ifferential - to -lvcmos t ranslator /b uffer a pplication i nformation figure 1 shows how the differential input can be wired to accept single ended levels. the reference voltage v_ref = v dd /2 is generated by the bias resistors r1, r2 and c1. this bias circuit should be located as close as possible to the input pin. the f igure 1. s ingle e nded s ignal d riving d ifferential i nput w iring the d ifferential i nput to a ccept s ingle e nded l evels ratio of r1 and r2 might need to be adjusted to position the v_ref in the center of the input voltage swing. for example, if the input clock swing is only 2.5v and v dd = 3.3v, v_ref should be 1.25v and r2/r1 = 0.609. v_ref r1 1k c1 0.1u r2 1k single ended clock input clk nclk vdd i nputs : clk/nclk i nput : for applications not requiring the use of the differential input, both clk and nclk can be left floating. though not required, but for additional protection, a 1k resistor can be tied from clk to ground. r ecommendations for u nused i nput and o utput p ins o utputs : lvcmos o utput : all unused lvcmos output can be left floating. we recommend that there is no trace attached. ics83023i dual, 1-to-1 differential-to-lvcmos translator/buffer tsd idt? / ics? dual, 1-to-1 differential-to-lvcmos translator/buffer ics83023i 7
83023ami www.icst.com/products/hiperclocks.html rev. b january 18, 2006 8 integrated circuit systems, inc. ics83023i d ual , 1- to -1 d ifferential - to -lvcmos t ranslator /b uffer f igure 2c. h i p er c lock s clk/nclk i nput d riven by 3.3v lvpecl d river f igure 2b. h i p er c lock s clk/nclk i nput d riven by 3.3v lvpecl d river f igure 2d. h i p er c lock s clk/nclk i nput d riven by 3.3v lvds d river 3.3v r1 50 r3 50 zo = 50 ohm lvpecl zo = 50 ohm hiperclocks clk nclk 3.3v input r2 50 zo = 50 ohm input hiperclocks clk nclk 3.3v r3 125 r2 84 zo = 50 ohm 3.3v r4 125 lvpecl r1 84 3.3v d ifferential c lock i nput i nterface the clk /nclk accepts lvds, lvpecl, lvhstl, sstl, hcsl and other differential signals. both v swing and v oh must meet the v pp and v cmr input requirements. figures 2a to 2e show interface examples for the hiperclocks clk/nclk in- put driven by the most common driver types. the input inter- f igure 2a. h i p er c lock s clk/nclk i nput d riven by ics h i p er c lock s lvhstl d river faces suggested here are examples only. please consult with the vendor of the driver component to confirm the driver termi- nation requirements. for example in figure 2a, the input ter- mination applies for ics hiperclocks lvhstl drivers. if you are using an lvhstl driver from another vendor, use their termination recommendation. 1.8v r2 50 input lvhstl driver ics hiperclocks r1 50 lvhstl 3.3v zo = 50 ohm zo = 50 ohm hiperclocks clk nclk f igure 2e. h i p er c lock s clk/ n clk i nput d riven by 3.3v lvpecl d river with ac c ouple zo = 50 ohm r3 125 hiperclocks clk nclk 3.3v r5 100 - 200 3.3v r2 84 3.3v r6 100 - 200 input r5,r6 locate near the driver pin. zo = 50 ohm r1 84 r4 125 c2 lvpecl c1 zo = 50 ohm r1 100 3.3v lvds_driv er zo = 50 ohm receiv er clk nclk 3.3v ics83023i dual, 1-to-1 differential-to-lvcmos translator/buffer tsd idt? / ics? dual, 1-to-1 differential-to-lvcmos translator/buffer ics83023i 8
83023ami www.icst.com/products/hiperclocks.html rev. b january 18, 2006 9 integrated circuit systems, inc. ics83023i d ual , 1- to -1 d ifferential - to -lvcmos t ranslator /b uffer t ransistor c ount the transistor count for ics83023i is: 416 pin-to-pin compatible with mc100ept23 t able 5. ja vs . a ir f low t able for 8 l ead soic ja by velocity (linear feet per minute) 0 200 500 single-layer pcb, jedec standard test boards 153.3c/w 128.5c/w 115.5c/w multi-layer pcb, jedec standard test boards 112.7c/w 103.3c/w 97.1c/w note: most modern pcb designs use multi-layered boards. the data in the second row pertains to most designs. r eliability i nformation ics83023i dual, 1-to-1 differential-to-lvcmos translator/buffer tsd idt? / ics? dual, 1-to-1 differential-to-lvcmos translator/buffer ics83023i 9
idt? / ics? dual, 1-to-1 differential-to-lvcmos translator/buffer ics83023i 10 83023ami www.icst.com/products/hiperclocks.html rev. b january 18, 2006 10 integrated circuit systems, inc. ics83023i d ual , 1- to -1 d ifferential - to -lvcmos t ranslator /b uffer t able 6. p ackage d imensions reference document: jedec publication 95, ms-012 p ackage o utline - s uffix m for 8 l ead soic l o b m y s s r e t e m i l l i m n u m i n i mm u m i x a m n8 a5 3 . 15 7 . 1 1 a0 1 . 05 2 . 0 b3 3 . 01 5 . 0 c9 1 . 05 2 . 0 d0 8 . 40 0 . 5 e0 8 . 30 0 . 4 ec i s a b 7 2 . 1 h0 8 . 50 2 . 6 h5 2 . 00 5 . 0 l0 4 . 07 2 . 1 0 8 ics83023i dual, 1-to-1 differential-to-lvcmos translator/buffer tsd
83023ami www.icst.com/products/hiperclocks.html rev. b january 18, 2006 11 integrated circuit systems, inc. ics83023i d ual , 1- to -1 d ifferential - to -lvcmos t ranslator /b uffer t able 7. o rdering i nformation while the information presented herein has been checked for both accuracy and reliability, integrated circuit systems, incorpor ated (ics) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. no other circuits, patent s, or licenses are implied. this product is intended for use in normal commercial and industiral applications. any other applications such as those requiring high reliability, or other ext raordinary environmental requirements are not recommended without additional processing by ics. ics reserves the right to change any circuitry or specifications without noti ce. ics does not authorize or warrant any ics product for use in life support devices or critical medical instruments. r e b m u n r e d r o / t r a pg n i k r a me g a k c a pg n i g a k c a p g n i p p i h se r u t a r e p m e t i m a 3 2 0 3 8 s c ii m a 1 2 0 3 8c i o s d a e l 8e b u tc 5 8 o t c 0 4 - t i m a 3 2 0 3 8 s c ii m a 1 2 0 3 8c i o s d a e l 8l e e r & e p a t 0 0 5 2c 5 8 o t c 0 4 - f l i m a 3 2 0 3 8 s c il i a 3 2 0 3 8c i o s " e e r f - d a e l " d a e l 8e b u tc 5 8 o t c 0 4 - t f l i m a 3 2 0 3 8 s c il i a 3 2 0 3 8c i o s " e e r f - d a e l " d a e l 8l e e r & e p a t 0 0 5 2c 5 8 o t c 0 4 - . t n a i l p m o c s h o r e r a d n a n o i t a r u g i f n o c e e r f - b p e h t e r a r e b m u n t r a p e h t o t x i f f u s " f l " n a h t i w d e r e d r o e r a t a h t s t r a p : e t o n the aforementioned trademark, hiperclocks is a trademark of integrated circuit systems, inc. or its subsidiaries in the united states and/or other countries. ics83023i dual, 1-to-1 differential-to-lvcmos translator/buffer tsd idt? / ics? dual, 1-to-1 differential-to-lvcmos translator/buffer ics83023i 11
83023ami www.icst.com/products/hiperclocks.html rev. b january 18, 2006 12 integrated circuit systems, inc. ics83023i d ual , 1- to -1 d ifferential - to -lvcmos t ranslator /b uffer t e e h s y r o t s i h n o i s i v e r v e re l b a te g a pe g n a h c f o n o i t p i r c s e de t a d a7 1 1 o t l e e r & e p a t r o f r e b m u n r e d r o / t r a p d e t c e r r o c - e l b a t n o i t a m r o f n i g n i r e d r o . i m a 3 2 0 3 8 s c i m o r f t i m a 3 2 0 3 8 s c i d a e r 2 0 / 9 0 / 9 0 b 2 t 4 t 7 t 1 2 4 5 7 8 1 1 . s t e l l u b e e r f - d a e l d n a r e t t i j e s a h p e v i t i d d a d e d d a - n o i t c e s s e r u t a e f c d e g n a h c - e l b a t s c i t s i r e t c a r a h c n i p n i . l a c i p y t f p 4 o t . x a m f p 4 m o r f . w o r r e t t i j e s a h p e v i t i d d a d e d d a - e l b a t s c i t s i r e t c a r a h c c a . t o l p r e t t i j e s a h p e v i t i d d a d e d d a d e d d a . s n i p t u p t u o d n a t u p n i d e s u n u r o f s n o i t a d n e m m o c e r d e d d a . e c a f r e t n i t u p n i k c o l c l a i t n e r e f f i d . e t o n d n a r e b m u n t r a p e e r f - d a e l d e d d a - e l b a t n o i t a m r o f n i g n i r e d r o . t a m r o f t e e h s a t a d e t a d p u 5 0 / 2 1 / 2 1 b7 t1 1. g n i k r a m e e r f - d a e l d e d d a - e l b a t n o i t a m r o f n i g n i r e d r o 8 0 / 8 1 / 1 ics83023i dual, 1-to-1 differential-to-lvcmos translator/buffer tsd idt? / ics? dual, 1-to-1 differential-to-lvcmos translator/buffer ics83023i 12
? 2006 integrated device technology, inc. all rights reserved. product specifications subject to change without notice. idt and the idt logo are trademarks of integrated device technology, inc. accelerated thinking is a service mark of integrated device technology, inc. all other brands, product names a nd marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. printed in usa xx-xxxx-xxxxx corporate headquarters integrated device technology, inc. 6024 silver creek valley road san jose, ca 95138 united states 800 345 7015 +408 284 8200 (outside u.s.) asia pacific and japan integrated device technology singapore (1997) pte. ltd. reg. no. 199707558g 435 orchard road #20-03 wisma atria singapore 238877 +65 6 887 5505 europe idt europe, limited prime house barnett wood lane leatherhead, surrey united kingdom kt22 7de +44 1372 363 339 for sales 800-345-7015 408-284-8200 fax: 408-284-2775 for tech support clockhelp@idt.com 408-284-8200 innovate with idt and accelerate your future networks. contact: www.idt.com ics252 field programmable dual output ss versaclock synthesizer tsd ics83023i dual, 1-to-1 differential-to-lvcmos translator/buffer tsd

▲Up To Search▲

Price & Availability of ICS83023AMIT

	To Download ICS83023AMIT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .